Powered by Invision Power Board


Forum Rules Forum Rules (Please read before posting)
  Reply to this topicStart new topicStart Poll

> 3t Dram In Cadence, problem with understanding OUT signal
Design2016
Posted: October 22, 2016 09:36 am
Reply to this postQuote Post


Newbie
*

Group: Members+
Posts: 1
Member No.: 40,267
Joined: October 22, 2016




Hi.

My question is:

Why High value of signal OUT drop down when signal for read information is logical "1"?
The signal OUT drop for about 0.7 V. That is case when is treshold voltage lower (bulk and sours is connected together -mosfet with line of information and write line)-that we need to get higher value of OUT (logical 1).

When I use normal shematic without connecting bulk and sours , OUT signal is not sensitive when is read signal is active.
PMEmail Poster
Top
1 User(s) are reading this topic (1 Guests and 0 Anonymous Users)
0 Members:

Topic Options Reply to this topicStart new topicStart Poll

 


:: support us ::




ElectronicsSkin by DutchDork & The-Force